We present a new linear-time algorithm to construct a rectilinear planar layout (horvertrepresentation.
visibility representation) for a given planar graph. Our approach is based on the canonical representation of planar graphs and it is basically different from previous algorithms. If we direct the edges from lower-numbered vertices to higher-numbered vertices and there are )I vertices out of which k vertices have out-degree greater than in-degree, then the maximum width of the constructed layout is r/ 1 max jt/~",(1.,)-d,"(f.,).O1 <2/t-46(1\-2)62n-4. and the maximum height is /I+ I <n. where It is length of the longest directed path. We discuss the selection of a good canonical numbering to be used when constructing layouts. We also show how our algorithm can be applied to compute planar layouts for planar graphs using other drawings for vertices than horizontal segments. In these layouts the drawings for vertices may have arbitrary nonequal sizes and shapes.
Introduction
Rectilinear planar layouts have a great practical value. They can be used in many different application fields, such as VLSI-design, algorithm animation, and schematics.
We know of two earlier linear-time methods for constructing rectilinear planar layouts. First, in 1978 Otten and van Wijk [9] proposed an algorithm for constructing rectilinear planar layouts of planar graphs. Their solution is based on the USC of an st-numbering and ;I dual of the input graph. In 1986 Roscnstiehl and Tarjan [ 111 proposed a linear-time variant of the algorithm b) Otten and \;m Wijk constructing ;I rectilinear planar layout on ; I (31 --4) x II grid. Also Tamassia and Tollis [ 121 proposed in 1986 ;I linear-time variant of the algorithm by Otten and van Wijk. Thq did not. however. analyze the size of the resulting layout. Secondly. in 198X .layakumar et a1. [6] proposed ;I genuinely ditYerent linear-time algorithm to construct ;I rectilinear planar layout of ;I planar graph on ; I (31 ~ 4) x II grid. Their solution is based on the use of depth-first search and an edge-order tree [6] . In their solution ;I dual of the input graph is not needed.
Duchet et al. [I] presented in 19X3 ;I proof for the existence of a rectilinear planar Iayout for ;i planar graph. obviously not knon,ing of the \\ork by Ottcn and van Wi.ik. Their method of proof i\ based on the work of FAr!, [Z] and is not useful for the actual construction of ;I rectilinear planar layout. In this bvork we gi\c ;I Ned linear-time algorithm for constructing ~1 rectilinear plan;ir layout for ;I given planar graph. Our solution is based on the canonical representation of planar graphs by de Frayssciu et al. [3] . In 131. property of our algorithm is that it can be easily applied to product layouts. whcrc the vertices are not drawn as horizontal segments. but as other. possibly individual drawings having possibly nonequal sizes. We present ;I natural way to apply our algorithm to prcxiucc such layouts without losing the good qualities of the algorithm.
It seems that other linear-time algorithms for producing roctilincar planar Iayouts 16. I I. 121 do not ha\,c as straightforward application to product these Iayouts a'r our algorithm.
In Section 2 \vc go through some fundamental definitions and results. Section 3 deals with the canonical representation of planar graphs and the canonical numbering of the vertices of ;I planar graph. In Section 4 we apply the canonical representation of planar graphs to construct rectilinear planar Iayouts of planar graphs and in Section 5 wc discuss the selection of ;I good canonical numbering.
In Section 6 we show how our algorithm can be applied to situations where the vertices are drawn with other drawings than horizontal segments. Finally in Section 7 we give some final conclusions. This work is for the most part contained in the authors Licentiate Thesis [S] .
Basics
For the basic graph-theoretical concepts we refer to [4] . Let G =( Y ',&) be a graph with II vertices. A bijection g : f 'c-r j 1, . . . , II) is a numbering for the vertices of G. If q(r)=i we write c=ci. We also say that y is ci,~'~,..., D,. By directing the edges from lower-numbered vertices to higher-numbered vertices we get a directed graph induced by y. The numbering 11 is an st-numbering, if each vertex ~.$(cr, c', ) is adjacent both to a lower-numbered and to a higher-numbered vertex. Let G be a graph, rl, . . . ,z', a numbering for vertices of G, and,f'a planar representation for G. We denote by Gk the subgraph of G induced by I', , , rk is a qrid. We say that L is a n, x n2 grid and the width of L is n, and the heicght of L is 11~.
Suppose h. maps each vertex of G to a horizontal segment and each edge of G to a vertical segment. Mapping h is a rectilinear planar In~out (visibility representation, horvert-representation) of G, iff (i) no segments of two distinct vertices intersect, (ii) the segments of edges intersect only at their endpoints and (iii) the segment of each edge (u, P) intersects the segments of II and I', but no segments of other vertices.
A rectilinear planar layout h is on grid L iff all endpoints of segments are grid-points (of L). Further, if grid L has O(rt') points, we say that h is a cornput rectilinear planar layout.
Let h be a rectilinear planar layout on grid L. If the segment of a vertex 1' has a grid-point p=(s. ~1~ ), and no vertex 1" has a segment with point p'=(.u, y') ( J">J'~ ), we say that p is up~v~lrd risible. If any point of segment of I' is upward visible, we say that 1% is upward visible (w.r.t. II). If the upward visible grid-points of the segment of 13 are (k,y), (k+ 1, y), . . . . (k-t i, y) , we say that the segment of 1% is un$~rm/~~ upbvard risible and we write ~~(1.) = k and ~~((1) = k + i. If the segment of vertex 1' has endpoints (.x1, J,) and (.x2, J) (.Y,<_Y~) we write .u,(r)=s,, .x,(rl)=.u,, and J(c)=~. If the scoordinate of segment of edge e is .Y, we write .u(e)=u.
On the canonical representation of planar graphs
The canonical representation of planar graphs is based on the following lemma by de Fraysseix et al. We have reformulated the lemma slightly. that there exists a vertex r1 (I <li <II) not incident with any higher-numbered vertex. The vertex l'l, is on the exterior face of,/,. Take each graph Gi. i=l\ + I..... 17. in this order. Vertex ('I, is not incident with ri and as we proceed from G, , to G,. rk will remain in the exterior face of,/;. Thus. I'~ is on the exterior face of,/;, =/: We assumed li <II: thus. I, = I or I, = 7. Since G.$ is 2-connected, both I', and 13~ are incident with I'~. a contradiction.
I I
The converse is not necessarily true. Consider. for example, the maximal planar graph G and the numbering of vertices of G in Fig St-numbering for the vertices of G, but not a canonical numbering (the subgraph G3 is not 2-connected).
Since both the resulting canonical numbering and the method to compute canonical numberings will be of interest to us later, we take a closer look on the computation of a canonical numbering.
The Inpuf: A maximal planar graph G, a topological planar representation f' for G given with adjacency lists and a cycle L' 1 r2 r, of G. We assume that initially no edge is marked.
Ourpuf: A canonical numbering h for the vertices of G and a list L, where the vertices of G appear in the ascending order of the numbering.
(1) Initially for all vertices 1' assign h(~.)+-u. Assign Ltcl, c2 and i+-1. (2) Take the first vertex not yet processed from L to be vertex C. Assign g(v)+i, iti+ I and h(z.)+-C.
(3) If all edges in 11 are marked, go to (9). (4) Take next unmarked edge (L', \L') in the circular order around c' and mark (c, w). 
Constructing compact rectilinear planar layouts
First we use the canonical representation of planar graphs to construct a simple proof for the following theorem. II) If \-<Y,(1'1,+, ) and we are not processing the right endpoint of the segment of \I',,. .Y + .\-~ 1
(2) If .s3Sr(l.k+, ) and we are not processing the left endpoint of the segment of wq, x+.v+ 1.
Further, process each edge P in G,, as follows.
, then s(~)+s(e)-I.
(2) If .u(e)>x,(l.k+ 1 1. then u(e)ts(~~)+ I.
The widening did not change the part of the rectilinear planar layout, for which .Y, ( rk + 1 ) < x < xr(rt + 1 ). Clearly, the vertices \I', , . , I\'~, ilk + 1 , \vy, . , \v,,, are uniformly upward visible after widening.
It remains to check that we obtained a correct rectilinear planar layout. Since for each vertex I', ( 1 <i < li + 1) we have ?'(I.i)= i, no segments of two distinct vertices can intersect. It is straightforward to check that no segments of two edges can intersect and no segment of an edge can intersect a segment of a wrong vertex. Due to Lemma 3. I the exterior face ofji + , is,f'(\t,, , . . , IV,,. rh + , , w,,. . , w,) (wl = p1 , ~t',,=r~). It is easy to see that after widening r,(,v,)<...<r,(~~,)<~~,(l.~+,)< r,(~,,)< .. ' <v,(\v,,) and the obtained rectilinear planar layout is on a grid with width 2(k + I)-2 and height I\ + 1. The obtained rectilinear planar layout meets our initial requirements.
If li + I = II, no widening is needed and we obtain a rectilinear planar layout for graph G,,=G on a grid with height II and width 2(/r-1)-2=2n-4. U
The author has written a Prolog program which constructs a rectilinear layout by using the method of the given proof. In Figs. 4 and 5 we have a stepwise example of applying the program to the graph G" of Fig. 3 .
The method in Theorem 4.1 is not satisfactory, since the width of the rectilinear planar layout obtained is always 2n -4 and the height is II, although a more compact rectilinear planar layout could easily be obtainable. Further, when positioning the vertex ck + r, we visit each vertex lli (i < k + 1) and each edge (oi, rj) (i,j< k + l), SO the time-complexity of the method is Q(n').
To achieve linear time-complexity we must not widen the representation after inserting the segment of each vertex. It is possible to insert the segments of vertices with proper initial length.
If we modify the method of Theorem 4.1 so that when inserting the segment of uk + 1, We Select .YI ( rk + , ) = L', ( wt,) and x, ( ok + 1 ) --o,(w,), then the upward visible parts of .1. ,\ I ,,,,,,, ~',1,?, (rh) and h(r,! j-0.
(bl If -II(I~.,,)>(). then h(r.~)tl,(r,,)+h(\\,,,).
q(rr) t/1(\\.,,)
and h(\\.,, ItO.
(c) Do
nothing.
If still h(rll, ) > 0, then process IV,, as follows. Now we also make the segment of w,, wider, if necessary. Do the first possible of the following items. h(r,)th(r,)+b(~.,,) and b(rr,)tO. Assign a(~t',)trr(~~,)+b(l.k),  b(,c,)tb(,r,,)+b(f'k) , and b(r,)tO.
(3) Select segments for the vertices r, and r2 and the edge (rl. rz) as follows. Thus. the following inequalit\-hold5 for each vertex \\', (.i<p or,i>qJ l',Ot', )-r.,()c.i)+ I Zcard( :(\I.,. r,)J,j>k+ 1 : )+ 1 /)(I',, it.,) ,'r: + 1 + 1 C/(l',.\\',).
,=A+2
This holds also for I' k_, since its segment has most recently been inserted in step 4.
We also get and 1.1 flYi) ,< 1', (w, ) < r,( I\'; ) + 1 = I, (\I', _ , ) (I <;<p. L/G ;i/l?).
l~,(lt'r)~l',(l\~,,)<I',.o\~r)+ I =r,(ri,. ] )<l',(r,,+ ] )<r,(rr., )+ I =r,(w,,)
Hence. the rectilinear planar layout for Ga _ , meets our requirements. 
Proof. The smallest y-coordinate given to a segment of any vertex is ~(u, )= 1.
Suppose, that the vertex having a segment with the largest y-coordinate is uh and y(uh)=h.
Since y(uh)=Iz, there must be a vertex 11~~' and an edge (uh-', uh) in graph G' and J'(U h ' ) = h-1. In this respect vertex uh-' 1s similar to uh and repeating this reasoning we find in graph G' the directed path u' . ..uh with length h-1.
Suppose, that the longest directed path in G' is ~4~ . uh+'. In step 4 we choose J(u')>J'(u'-I)(1 <i<h) and the grid needed has height at most II+ 1. The part of the theorem concerning the height of the grid follows. The width of the grid needed for a rectilinear planar layout obtained with Algorithm 4.2 is clearly .u,(~~~)-.Y~(I~~ )+ 1. Consider vertex ri (i>2). If rli,(L'i)~d,,1(L'i), vertex 13; does not make the rectilinear planar layout wider. Suppose, now, that b(rj)=d",,(ri)-di"(l'i)>O.
In step 2 when processing the value h(~i) we may widen the rectilinear planar layout at most h(r~~) =L&,,,(~~)-L/~~(L.~). either directly or using values h(cj) ( j< i). Thus, the width of the grid needed is i max ~fi~"~(z'i)-rli"(~i), 0). As Algorithm 4.2 processes the values h((>, ). it makes a greedy choice. For each I'~ it would be ideal to spread the effect of h(~~) to vertices so that it is not needed to make the segment of I', wider. If we want to achieve the best strategy to handle the h(r,) values. the algorithm needs to search the paths in subgraph Gk , in a way which takes nonlinear time.
The author has implemented ;I Prolog program to construct a similar rectilinear planar layout as Algorithm 4.2. In Fig. 6 we have a rectilinear planar layout constructed for our example graph G" with that program.
On selecting a good canonical numbering
The si,z of the resulting rectilinear planar layout has ;I great practical value in applications.
It is clear that the selection of the canonical numbering used in constructing the rectilinear planar layout with Algorithm 4.2 effects the size of the resulting layout.
As an example. consider the graph G' and the canonical numbering shown in Fig. 7 . Let G' be the directed graph induced by the canonical numbering.
The length of the -ii T Fig. 7 . A worst-case t"or Algorithm 4.2. longest path in G"' is n-1. In G" we further get
If we construct a rectilinear planar layout for graph G' using the canonical numbering in Fig. 7 , the layout takes the largest possible area.
Rosenstiehl and Tarjan [l l] faced a somewhat similar problem. They conjectured that the problem of selecting a bipolar orientation minimizing the area needed for the rectilinear planar layout is NP-hard. Further, in some cases their algorithm does not find the smallest possible rectilinear planar layout regardless of the bipolar orientation used.
Selecting the best canonical numbering seems also to be a difficult problem. Based on the nice characterization of the size of the resulting rectilinear planar layout we will propose a heuristics for finding a good canonical numbering.
It is unwise to have ri and r2 with large degrees since these degrees affect directly the size of the resulting rectilinear planar layout. Rather, one should select ri and ~1~ so that the edge (v,, cl) has minimal sum of degrees. When constructing the numbering, we avoid choosing vertices with less than half of their edges discovered since just those vertices make the size of the resulting rectilinear planar layout larger.
In the algorithm for canonical numbering we can, instead of using one list L, use two lists L, and L2 for the vertices ready to be numbered.
In list L1 we keep the vertices ready to be numbered with more than half of their edges discovered and in list L, we keep other vertices ready to be numbered. As we number the next vertex, we take that vertex from L,. unless L1 is empty.
Applying the algorithm to produce layouts with arbitrary drawings for vertices
A natural application of a layout-algorithm is to produce layouts for various diagrams. Doing this we must replace the segments of vertices with some other drawings. which in general ma!-have individual length. width. and shape. This is not an easy task.
if the dra\vingh of the cdgcs not adjacent to ;I This initialization cnsura that the Midth of segment of I' will be at least )('(I'). To take care of the height \\e mndifq item (c) in step 3 as follows: (c) J'(rr. )+lll;l\ : j'(lC,,).
. j'(l\',, 1; + I +('I/', 1.
Now it is possible to replace the segment of each vertex I', by ;I drawing having width rt,(ri) and height VII.,) ;14 follows. WC select the center point (c',. C) ) of the bounding rectangle of drawing of I', to bc I x,(r, ) --.s,(ri ). I' -c(ri) 2). We remove the parts of scgmcnts of cdgch that are inside ;I rectangle r(r,) with lower left corner (C', \\'I I', ) 2. c'\. ~ (a( ri ) 2) and upper right corner (c,, + I\,( I', ) 2. c'r + c ( I', 1 2) . We suppose that the drawing of l'i connccta in some appropriate way to ivhat is left of the segments of edges of I,. One may.
for instance. dra\\, additional connecting segments from given points in the dra\\ ing of I., like in Fig. X. In Fig. X the dashed rectangle is the rectangle I' (I', ) . Theac modilications C;III clearly he made Lvithout alfecting the linearity of the algorithm.
It i, ob\ioua that this easy application of Algorithm 3.2 is poaiblc because WC explicitly keep up the width of the segments of vertices. Other linear-time algorithms to compute rcctilincar planar layouts [6. 1 1. 121 behave dilrerently in this respect and it seems more ditiicult to appl! than in ;I similar way '29
Conclusions
The algorithm proposed in this work is of interest not only because it is linear-time and constructs a compact rectilinear planar layout. and there is an interesting characterization of the size of the resulting rectilinear planar layout, but also because there is very straightforward way to apply this algorithm to produce layouts where the vertices may be drawn with arbitrary drawings having arbitrary sizes and shapes.
For a nonplanar graph, dummy vertices may be inserted to obtain a modified planar graph. Instead of drawing the segments of a dummy vertex inserted, one may just connect the endpoints of the appropriate edges of the dummy vertex, thus materializing the crossover of edges in a drawing of the original nonplanar graph.
In Section 5 we proposed a heuristics for selecting a canonical numbering to get a small rectilinear planar layout. A further problem is to examine whether there is a smaller upper limit for the size of the resulting rectilinear planar layout, if the heuristics is used.
In our algorithm we use a maximalized planar graph to construct the rectilinear planar layout. However, once the canonical numbering has been constructed, we do not need the dummy edges inserted to maximalize the original graph. It may be possible to get a smaller layout (in linear time) by ignoring the dummy edges when computing the layout.
